Optimisation of Delay and Power Consumption in Fin-FET SRAM Cells
Journal: International Journal of Application or Innovation in Engineering & Management (IJAIEM) (Vol.5, No. 11)Publication Date: 2016-12-14
Authors : Ashish Kumar Sharma; Nikhil Saxena;
Page : 37-44
Keywords : Keywords: FinFET; Delay; Power consumption; Low power; SRAM cell.;
Abstract
ABSTRACT Static Random Access Memory (SRAM) comprises considerable proportion of total area and total power for almost all VLSI chips as cache memory for the System on Chip (SOC) and it is considered to be more intense in upcoming time in both handy devices and high-performance processors. By using low-power FinFET based SRAM cell, we can accomplish higher steadfastness and enhanced battery life for handy devices. Our objective of this work is to improve delay and power consumption in proposed nanoscale 7T FinFET SRAM cell structure. An additional transistor is implemented on FinFET 6T SRAM cell and results are analysed and compared with basic 6T FinFET and proposed 7T FinFET based cell structures on CADENCE VIRTUOSO tool at 45nm technology scale. The power consumption and write delay as well as read delay of proposed 7T FinFET based SRAM cell structure improves with reference to the 6T FinFET SRAM cell architecture.
Other Latest Articles
- Subcutaneous Fat Necrosis of the Newborn: Clinical Manifestations in Four Cases
- STUDY OF MECHANICAL PROPERTIES OF EPOXY BASED HYBRID COMPOSITES AT ROOM TEMPERATURE AND HARDNESS AT ELEVATED TEMPERATURE
- A Case of Bullous Congenital Ichthyosiform Erythroderma, a Rare Pediatric Genodermatosis, in a Newborn
- Efficient Load Balancing Techniques for Cloud Computing
- Sensitive Energy Efficient- MAC Protocol in Wireless Sensor Network
Last modified: 2016-12-14 18:47:04