IMPLEMENTATION AND COMPARISON OF DIFFERENT CIC FILTER STRUCTURE FOR DECIMATION
Journal: ICTACT Journal on Communication Technology (IJCT) (Vol.4, No. 2)Publication Date: 2013-06-01
Authors : M. Madheswaran V. Jayaprakasan;
Page : 709-716
Keywords : FPGA ? Field Programmable Gate Arrays; SRC - Sampling Rate Conversion; DDC ? Digital Down Converter; CIC - Cascaded Integrator Comb Filter;
Abstract
This paper briefs an implementation of different CIC filter architectures for decimation. The different decimation filter structures are implemented using cascaded integrator-comb filter to work for the down sampling ratio of 8. The prototype is designed with MATLAB Simulink model and it is converted to VHDL code using Xilinx system generator. Prototype is implemented in Virtex V- XC5VLX110T-3ff1136 FPGA kit and simulation results and device utilization reports are generated and tabulated. Finally different architectures are compared using number of used LUTs, Registers, Power consumption etc.
Other Latest Articles
- BAC: BANDWIDTH BASED ADMISSION CONTROL SCHEME FOR GATEWAY RELOCATION IN IEEE 802.16e NETWORKS
- UNICAST FORWARDED MULTI-SOURCE MULTICAST ROUTING PROTOCOL FOR MANET
- DESIGN AND CHARACTERIZATION OF E-SHAPE MICROSTRIP PATCH ANTENNA FOR WIRELESS COMMUNICATION
- STEGANOGRAPHY FOR TWO AND THREE LSBs USING EXTENDED SUBSTITUTION ALGORITHM
- INFLUENCE OF CHROMATIC DISPERSION, DISPERSION SLOPE, DISPERSION CURVATURE ON MICROWAVE GENERATION USING TWO CASCADE MODULATORS
Last modified: 2013-12-06 13:43:19