Performance Analysis of Proposed Full Adder Cell at Submicron Technologies
Journal: International Journal for Modern Trends in Science and Technology (IJMTST) (Vol.3, No. 3)Publication Date: 2017-03-24
Authors : Gangadhar Reddy Ramireddy; Yashpal Singh;
Page : 7-10
Keywords : IJMTST; ISSN:2455-3778;
Abstract
This paper presents an analysis of high-speed and low-voltage full adder circuit analysis. The proposed circuit analyzed for parameters like logic levels and power consumption. Full adder is an important circuit for designing many types of processors like microprocessors, digital signal processors, image processing and various VLSI applications etc. Many blocks of the designs, adders lie in critical data path of the circuit which affects the overall performance of the system. In this regards this paper analyses the proposed full adder cell at block level. Ripple carry adder is taken as the benchmark circuit to analyze the proposed full adder cell at 45nm technology. KEYWORDS: Full
Other Latest Articles
- PV Based Load Resonant for Boost Converter by Using Quasi Z-Source Network
- EXPLORING THE OBSTACLES AND THE LIMITS OF SUSTAINABLE DEVELOPMENT. A THEORETICAL APPROACH
- THE DIFFERENCES BETWEEN WOMEN EXECUTIVES IN JAPAN AND ROMANIA
- THE PRICE EVOLUTION IN THE CONTEXT OF ECONOMIC CRISIS
- ANALYSIS OF THE TRINOM MIGRATION - FDI - COMPETITIVENESS. CASE STUDY: ROMANIA (2004-2015)
Last modified: 2017-03-25 02:27:42