LOW POWER SRAM DESIGNS: A REVIEW
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.6, No. 4)Publication Date: 2017-04-30
Authors : Asifa Amin; Dr Pallavi Gupta;
Page : 353-360
Keywords : SRAM; low power; static and dynamic power; leakage power; static noise margin; charge sharing; swing voltage .;
Abstract
With on growing technology scaling, low power operation has become important in VLSI design. SRAM consists large portion of the modern VLSI designs, thus efforts are being made to design low power SRAM using different ways. This paper discusses various existing SRAM designs, consisting of different number of transistors f rom one another. This paper focuses on the study of these designs and their comparison on the basis of parameters like power dissipation, access time , stability and power delay product. All the SRAM designs has different read write operation and hence dif ferent results. It was found that 12T SRAM has better performance in case of power dissipation and power dealy product but high access time than the other existing SRAM cells when compared on the basis of simulation results obtained on 45nm environment usi ng Microwind tool.
Other Latest Articles
- THE METHODS ANALYSIS OF ACHIEVEMENT OF THE REQUIRED OPERATIONAL CHARACTERISTICS OF MICROELECTRONIC PRESSURE SENSORS
- USE OF GIS FOR THE ASSESSMENT OF PHYSIOGRAPHIC CHARACTERISTICS OF THE WATERSHED OF OUISLANE, BOUFEKRANE AND TOULAL OUEDS
- REVIEW PAPER ON DESIGN AND MODELING OF MULTIPURPOSE FIBER EXTRACTING MACHINE
- EFFECT OF PHENOLIC COMPOUNDS ON THE FLAMMABILITY IN FOREST FIRES
- Study on the Properties of Aerated Concrete Incorporating Fly Ash and Quarry Dust
Last modified: 2017-04-21 19:26:58