AREA OPTIMIZED ROUTER ARCHITECTURE

This Paper is proposing implementation of Router and verifies the functionality of the three port router with latest verification methodologies. This Router design contains three output ports and one input port, and this design implemented based on packet based Protocol. This proposed router contains Registers and FIFO with error chec king. The proposed structure implemented using Verilog hardware description language and on Xilinx 14.7.