DESIGN OF LOGIC BIST USING BIPARTITE LFSR
Journal: BEST : International Journal of Management, Information Technology and Engineering ( BEST : IJMITE ) (Vol.1, No. 3)Publication Date: 2013-12-31
Authors : SABIR HUSSAIN; KAMAL UZ ZAMAN;
Page : 79-84
Keywords : LFSR; Logic BIST; ASIC; Verilog HDL; Cadence Tool;
Abstract
This paper discusses the design of ASIC (Application Specific Integrated Circuit) for LFSR (Linear feedback shift register) for testing of digital VLSI circuits using BIST technique. In this design an ASIC based programmable LFSR is used as Test Pattern Generators (TPG). Implementation of any design on ASIC is only possible with EDA (Electronic Design automation) tools. In this paper the cadence tool is used to accomplish the task. The simulation and synthesis results are presented. Further analysis of power, logic area usage and timing of controller is done on the synthesis results.
Other Latest Articles
- MODELING OF RESISTANCE SPOT WELDING PROCESS ? A REVIEW
- ANALYSIS OF TRUNCATED/FULL SPIKE NOZZLE LENGTH
- THE RELATIONSHIP BETWEEN ENTREPRENEURIAL ORIENTATION (EO) AND MOSQUE PERFORMANCE
- EXPERIMENTAL STUDY ON COMPRESIVE STRENGTH OF SELF COMPACTING CONCRETE
- A PROPOSED MODEL FOR STRATEGIC MANAGEMENT (SM) AND MOSQUE PERFORMANCE (MP) IN MOSQUE MANAGEMENT
Last modified: 2014-01-25 18:22:55