A REVIWE ARTICLE OF SDRAM DESIGN WITH NECESSORY CRITERIA OF DDR CONTROLLER
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.7, No. 2)Publication Date: 2018-02-28
Authors : Sushmita Bilani; Sujeet Mishra;
Page : 56-30
Keywords : Double Data Rate; Column Address Strobe (CAS); Synchronous Dynamic RAM;
Abstract
Double Data Rate Synchronous DRAM (DDR SDRAM) has become a mainstream memory of choice in design due to its speed, burst access and pipeline features. The DDR SDRAM is an enhancement to the conventional SDRAM running at bus speed over 75MHz. The DDR SDRAM (referred to as DDR) doubles the bandwidth of the memory by transferring data twice per cycle on both the rising and falling edges of the clock signal. The designed DDR Controller supports data width of 64 bits, Burst Length of 4 and CAS (Column Address Strobe) latency of 2. DDR Controller provides a synchronous command interface to the DDR SDRAM Memory along with several control signals. In this paper, the implementation has been done in Verilog HDL by using Xilinx ISE 9.2i and Modelsim 6.4b.
Other Latest Articles
- A COMPARATIVELY ALAYSIS OF VARIOUS HYBRID IMAGE FUSION TECHNIQUES
- OVERVIEW OF INDUSTRIAL PIPING STRUCTURAL DESIGN
- HEAT TRANSFER AND FLUID FLOW PAST A CIRCULAR CYLINDER BETWEEN PARALLEL WALLS
- PROGRAMMABLE LOGIC CONTROL WITH HIGH ACCURACY TO CONTROL THE SPEED OF DC MOTOR
- DESIGN OF A HEARING AUXILIARY FOR BILATERAL HYPOACUSIA
Last modified: 2018-02-08 22:33:32