High Performance Adder-Based Stepwise Linear Interpolation
Journal: DJ Journal of Advances in Electronics and Communication Engineering (Vol.4, No. 1)Publication Date: 2017-12-21
Authors : C John Moses D Selvathi G Shaya Edal Queen;
Page : 16-23
Keywords : Image interpolation; Filtering; Multiplier based linear interpolation; Clamp filter; Adder based stepwise linear interpolation.;
- High Performance Adder-Based Stepwise Linear Interpolation
- A 64 Bit Pipeline Based Decimal Adder Using a New High Speed BCD Adder
- Design and Implementation of High-performance Logic Arithmetic Full Adder Circuit based on FinFET 16nm Technology - Shorted Gate Mode
- High Performance Triplex Adder using CNTFET
- Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Abstract
Image interpolation is the process of increasing the number of pixels in an image to maintain the quality while enlarging an image. Quality and complexity vary with different interpolation methods. Filters can be used along with the interpolation techniques such that the quality of the image is increased. The hardware architecture of Multiplier-Based Linear Interpolation (MBLI), AdderBased Stepwise Linear Interpolation (ABSI) and clamp filter-based ABSI interpolation algorithm are simulated in MATLAB Simulink and Xilinx ISE generator. The clamp filter-based ABSI provides better quality than other related methods.
Other Latest Articles
- FPGA Based Signal Emulator for Radar Signal Processing
- Linear Interpolation Algorithms and their Architectures for Image Scaling – A Survey
- Identifying Image Falsification by Enhanced Auto Colour Correlation Approach – A Forgery Forensic
- Detection of Malarial and Babesiosis Parasite in RBC using Combination of Annular Ring Ratio and Marker Controlled Watershed Segmentation
Last modified: 2018-02-16 23:15:56