POWER REDUCTION TECHNIQUES IN VLSI

The paper investigates different level of techniques used for power reduction in VLSI. Before, most of the researches were oriented towards bringing about high speed and miniaturization. At present, because of the increasing trend of compact devices, the requirement for low power consuming circuits have also increased. This necessitates the need to align the research for reducing power dissipation in VLSI circuits. In the given paper we will briefly discuss about the different types of power reduction techniques at design abstraction level which are adopted in industries now-a-days. The comparison of traditional techniques and present techniques are also covered in this paper.