LOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES
Journal: INTERNATIONAL JOURNAL OF ENGINEERING TECHNOLOGIES AND MANAGEMENT RESEARCH (Vol.5, No. 2)Publication Date: 2018-02-27
Authors : Sandeep Singh Neeraj Gupta Rashmi Gupta;
Page : 223-232
Keywords : Leakage Current; Dynamic Power Dissipation; CMOS; Clock Gating; Parallelism.;
Abstract
In the present day scenario, designing a circuit with low power has become very important and challenging task. The designing of any processor for portable devices demands low power. This can be achieved by incorporating low power design strategies and rules at various stages of design. To increase the performance of portable devices, the power backup should be taken in consideration, which is extremely desirable from the users prospective. As we approaches towards the sub-micron technology the requirement of low power devices increases significantly. But at the same time leakage current and dynamic power dissipation play a vital role to diminish the performance of portable devices. This paper presents techniques to reduce the power dissipation and various methodologies to increase the speed of device. That is very beneficial for designing of future VLSI circuits.
Other Latest Articles
- ONGOING CHALLENGES AND RESEARCH OPPORTUNITIES IN INTERNET OF THINGS (IOT)
- A TOOLBOX DESIGN FOR LABORATORY APPLICATION OF ELECTRONIC NOSE USING VIRTUAL INSTRUMENTATION
- A REVIEW ON ADAPTIVE FORWARDING IN NAMED DATA NETWORKING
- ANALYSIS OF A MODIFIED GROUND PLANE MICROSTRIP PATCH ANTENNA USING CO-AXIAL FEED
Last modified: 2018-04-29 15:27:07