ResearchBib Share Your Research, Maximize Your Social Impacts
注册免费获得最新研究资源 注册 >> 登录

Design and Implementation of Low Power Phase Frequency Detector (PFD) for PLL

期刊名字: International Journal of Scientific Engineering and Technology (IJSET) (Vol.2, No. 3)

Publication Date:

论文作者 : ;

起始页码 : 160-163

关键字 : Low power; Phase frequency detector (PFD); phase locked loop (PLL); Cadence; Assura.;

论文网址 : Downloadexternal 您也可以查找论文通过 : Google Scholarexternal

论文摘要

This paper presents a novel Phase frequency detector for Charge Pump Phase locked loop (PLL) applications to enable fast frequency acquisition in the phaselocked loop (PLL). To cope with the missing edge problem, the proposed PFD predicts the reset signal and blocks the corresponding input signal during the reset time. The blocked edge is regenerated after the reset signal is deactivated [1]. The PFD will be implemented using 0.18 ?m technology. The designed PFD can be used in PLL with Frequency up to 1.5GHz. The results reported in this paper based on simulation done using Cadence Assura layout tool.

更新日期: 2013-03-01 09:13:38