Design of Full Adder in 180nm Technology Using TG and Adiabatic Logic
Journal: International Journal of Computer Techniques (Vol.3, No. 2)Publication Date: 2016-03-01
Authors : Baljinder Kaur;
Page : 164-170
Keywords : ECRL; TG; PFAL; Full Adder. Adiabatic Circuit;
Abstract
The main goal of this paper to produce new low power solutions for very large scale integration(VLSI).The main focus of this research on the power consumption, which is showing an ever-increasing growth with scaling down of the technologies. The full adder is the most important component of any digital system applications. To limit the power dissipation, this full adder is designed with adiabatic technique PFAL and it compare with partial adiabatic technique ECRL. These analysis have done on TANNER simulator V 7 technology. The power is reduced up to 70- 80% as compared to other methods.
Other Latest Articles
- Energy Optimization of Condenser water loop in HVAC System using Artificial Co-operative Search (ACS) algorithm
- A New Approach For Reducing Routing Overhead In MANET
- Design and Development of Automobile Silencer for Effective Vibration and Noise Control
- Comparative Analysis of Gateway Placement Approaches for Wireless Mesh Network
- Enhancement of Privacy Preserving Technique using Slicing with Entity Resolution
Last modified: 2018-05-18 19:33:57