Design of 32 Bit Vedic Multiplier using Carry Look Ahead Adder

The digital architecture is mainly used in all type of real world application architectures and thus the architecture modify based on enhancement purpose. The VISI is to optimize the any type of digital architecture. Multiplication is an important fundamental function in arithmetic logic operation. Computational performance of a DSP system is limited by its multiplication performance and since, multiplication dominates the execution time of most DSP algorithms. Multiplication is one of the basic arithmetic operations and it requires substantially more hardware resources and processing time than addition and subtraction. Vedic Mathematics is the ancient system of mathematics which has a unique technique of calculation based on 16 Sutras. Our work is to develop the 32 –bit Vedic multiplier architecture using carry look ahead adder technique. Citation: Divya. K, P.S.R. Rengasamy College of Engineering for Women, Sivakasi, Tamil Nadu; Surya. K ,P.S.R. Rengasamy College of Engineering for Women, Sivakasi, Tamil Nadu; Uma Narayani. R ,P.S.R. Rengasamy College of Engineering for Women, Sivakasi, Tamil Nadu; Vidhiya. B ,P.S.R. Rengasamy College of Engineering for Women, Sivakasi, Tamil Nadu; Sathya. G ,P.S.R. Rengasamy College of Engineering for Women, Sivakasi, Tamil Nadu. "Design of 32 Bit Vedic Multiplier using Carry Look Ahead Adder." Global Research and Development Journal For Engineering : 95 - 99.