ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Design of Optimized Network on-Chip for Reliable Communication

Journal: GRD Journal for Engineering (Vol.3, No. 07)

Publication Date:

Authors : ; ; ; ; ;

Page : 162-166

Keywords : Systems-on-Chip; Multiprocessor Array; Network-on-Chip (Noc); Mesh Type Noc; Virtual Channel;

Source : Downloadexternal Find it from : Google Scholarexternal

Abstract

In this paper, a new mesh-typed NoC(Network on Chip) architecture is proposed which aims at enhancing network performance. Networks-on-Chips (NoCs) are a new design paradigm for scalable high throughput communication infrastructures, in Systems-on-Chips (SoCs) with billions of transistors. The idea of NoCs is dividing a chip into several independent clusters connected together by global communication architecture. As the number of cores integrated into System-on-Chip increases, the on-chip communication limits the performance and power consumption in current and next generation SoCs. The resultant NoC uses mesh topology along with virtual channel allocation methodology. The routing algorithm combined with mesh topology improves average latency and saturation traffic load. Citation: Dr. Jayaprakash. M, JCT College of Engineering and Technology, Coimbatore, Tamil Nadu; Manikandan S ,JCT College of Engineering and Technology, Coimbatore, Tamil Nadu; Pradeep Kumar S ,JCT College of Engineering and Technology, Coimbatore, Tamil Nadu; Sam Jasper P ,JCT College of Engineering and Technology, Coimbatore, Tamil Nadu; Prakash C ,JCT College of Engineering and Technology, Coimbatore, Tamil Nadu. "Design of Optimized Network on-Chip for Reliable Communication." Global Research and Development Journal For Engineering : 162 - 166.

Last modified: 2018-05-22 03:36:13