Power Optimized Memory Organization Using Clock Gating
Journal: International Journal of Engineering and Technical Research (www.erpublication.org) (Vol.2, No. 6)Publication Date: 2014-06-01
Authors : Lucky Khandelwal Arpan Shah Ramesh Bharti;
Page : 222-224
Keywords : ;
Abstract
Https://www.erpublication.org/published_paper/IJETR022042.pdf
Other Latest Articles
- Optimization of PSNR of Zooming Image using Cubic Spline Interpolation Method
- Image encryption by cellular automata and chaos map over Gpu processor
- UNIFIED TAXONOMY OF COMPETENCES FOR VERIFICATION OF STUDENT'S SKILLS
- Studying Laser tissue interaction of two internal organs of rat
- EDIBLE OIL COMPOSITION FOR USE IN MULTIPURPOSE COOKING AND FRYING APPLICATIONS
Last modified: 2018-06-23 16:17:56