Analysis of Low Power Flip Flops using an Efficient Embedded Logic?
Journal: International Journal of Computer Science and Mobile Computing - IJCSMC (Vol.3, No. 5)Publication Date: 2014-05-30
Authors : Krishnapriya.K.P; V.J.Arul Karthick;
Page : 733-740
Keywords : Flip-flops; high-speed; embedded logic; low-power;
Abstract
A new dual dynamic node hybrid flip-flop (DDFF) and a novel embedded logic module (DDFF-ELM) based on DDFF are introducing in this paper. The proposed designs eliminate the large capacitance present in the pre-charge node of several state-of-the-art designs by following a split dynamic node structure to separately drive the output pull-up and pulldown transistors. The aim of the DDFF-ELM is to reduce pipeline overhead. It presents an area, power, and speed efficient method to incorporate complex logic functions into the flip-flop. It is implemented using tanner EDA.
Other Latest Articles
- Improving Classification Accuracy Using Ensemble Learning Technique (Using Different Decision Trees)?
- Energy Efficient Administrator Based Routing Approach in MANET?
- AN INTELLIGENT CONVERSATION AGENT FOR HEALTH CARE DOMAIN
- AN AUTOMATED IMPLEMENTATION OF INDIAN UNIVERSITY ADMISSION SYSTEM USING ARTIFICIAL NEURAL NETWORKS
- AN EFFICIENT WEB PERSONALIZATION APPROACH TO DISCOVER USER INTERESTED DIRECTORIES
Last modified: 2014-05-27 21:11:47