ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Analysis of Low Power Flip Flops using an Efficient Embedded Logic?

Journal: International Journal of Computer Science and Mobile Computing - IJCSMC (Vol.3, No. 5)

Publication Date:

Authors : ; ;

Page : 733-740

Keywords : Flip-flops; high-speed; embedded logic; low-power;

Source : Downloadexternal Find it from : Google Scholarexternal


A new dual dynamic node hybrid flip-flop (DDFF) and a novel embedded logic module (DDFF-ELM) based on DDFF are introducing in this paper. The proposed designs eliminate the large capacitance present in the pre-charge node of several state-of-the-art designs by following a split dynamic node structure to separately drive the output pull-up and pulldown transistors. The aim of the DDFF-ELM is to reduce pipeline overhead. It presents an area, power, and speed efficient method to incorporate complex logic functions into the flip-flop. It is implemented using tanner EDA.

Last modified: 2014-05-27 21:11:47