Synthesis of 64-Bit Triple Data Encryption Standard Algorithm using VHDL
Journal: International Journal of Trend in Scientific Research and Development (Vol.2, No. 4)Publication Date: 2018-08-01
Authors : Simran Parminder Singh Jassal;
Page : 775-778
Keywords : Cryptography; DES; TDES; Encryption; Decryption; Implementation Results;
Abstract
Data security is the most important requirement of today's world, to transmit digital data from one place to another. We need to secure the transmitted data at the transmitting end so that no unauthorized user can access it. To encrypt the data at the transmitting point and decrypt the data at the receiving point we need the communication security[8] . Only the authorized user can get back the original text, provided they have the secret key. Cryptography is a technique to transmit protected data between two points. The word '˜Cryptography' was invented by combining two Greek words, '˜Krypto' meaning hidden and '˜graphene' meaning writing. Cryptography is the study of mathematical techniques related to aspects of various information data security. It deals with protection of data on unsecured channel by altering the data in encrypt (coded)form. Basically, we have two cryptography techniques for digital data transfer, depending on how the encryption-decryption is carried out in the system, Symmetric Cryptography and Asymmetric Cryptography. DES, TRIPLE-DES, IDEA, AND BLOWFISH algorithms use symmetric cryptography technique. Due to the importance of the DES/TDES algorithm and the numerous applications that it has, our main concern DES/TDES Encryption/ Decryption using three keys and synthesize TDES, which give higher operating frequency. In this paper we present, TDES synthesis in VHDL, in Electronic Code Block(ECB) mode, of this commonly used cryptography scheme with aim to improve performance. The design is simulated and synthesized in Xilinx ISE 14.7 with family Virtex-7 (XC7VX330t'“ 3ffg1157). Our design achieves a operating frequency of 114.33 MHZ. Simran | Parminder Singh Jassal"Synthesis of 64-Bit Triple Data Encryption Standard Algorithm using VHDL" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14159.pdf http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/14159/synthesis-of-64-bit-triple-data-encryption-standard-algorithm-using-vhdl/simran
Other Latest Articles
- Representations of the Village through Religion and Society: A Study of Lalsalu(Tree Without Roots) by Syed Waliullah
- Impact of Migration on Agriculture '“ A Study®
- Biodiesel Production & Performance Analysis on CI Engines '“ A Review
- Experimental study on flexible concrete by using polyurethane fiber
- An Advanced New Adaptive Alpha-Trimmed Median Filter for Removel of Salt and Pepper Noises for Recovering the Image Protecting Edge Data
Last modified: 2018-08-01 20:16:43