MOSFET Scaling and Small Geometry Effects
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.3, No. 3)Publication Date: 2014-03-30
Authors : Sanjeev Kumar Singh; Vishal Moyal;
Page : 1586-1590
Keywords : Silicon-on-Insulator (SOI); MOSFETs; Short-channel effects; modeling; Simulation;
Abstract
There have been proposed several sets of “rules” for scaling, for the purpose of discovering as much as possible the electrical consequences of MOSFET size reduction. Principle am There have been proposed several sets of “rules” for scaling, for the purpose of discovering as much as possible the electrical ong these are rules by Dennard in 1974 (1 ?m channel length) and Baccarani in 1984 (0.25 ?m). By scaling, we hope to… -Increase packing density and chip functionality, Increase device current and speed. Lower cost (increase cost effectiveness). but the trade-offs are Mobility degradation due to increased vertical fields. Velocity saturation due to increased lateral fields, Charge sharing by drain (short channel effects; DIBL), Increased drain/source resistance due to reduced area for current flow.
Other Latest Articles
- Tertiary Treatment for Textile Waste Water-A Review
- Optimization Based Block Matching in Motion Estimation
- Dynamic Performance of Agricultural Tractor Fuelled with Karanja Biodiesel Blends for Tillage Operation
- Static Structural Analysis of Rotary Weeding Blades using CAD Software
- Numerical Study of Back Propagation Learning Algorithms for Forecasting Water Quality Index
Last modified: 2014-06-16 20:21:35