DESIGN AND IMPLEMENTATION OF UART USING VHDL ON FPGA
Journal: BEST : International Journal of Management, Information Technology and Engineering ( BEST : IJMITE ) (Vol.2, No. 5)Publication Date: 2014-05-31
Authors : MAHESH GIRI; P. P. SHINGARE;
Page : 57-62
Keywords : Universal Asynchronous Receives and Transmits; Soft Core Implementation; Independent Platform; VHDL Respectively;
Abstract
In this paper we propose a technique for software implementation of an UART (Universal Asynchronous Receive-Transmit) with the goal of getting a customizable UART-core which can be used as a module in implementing a bigger system irrespective of one’s choice of implementation platform. Here at the implementation of the system in a well efficient manner there is an effective utilization of the core based on the strategy of the UART plays a crucial role in its representative analysis in a well oriented fashion on the effective strategy of the VHDL plays a crucial role in its representation in a well effective manner respectively. Here the above implementation takes place on the tool of the XILINX in a well stipulated fashion with respect to the environment oriented well efficient strategy of the 10.1 ISE plays a crucial role in its representation respectively. There is a test bench has been conducted on the well effective environment based scenario based on the stipulated fashion of its implemented strategy of FPGA related SPARTAN of 3e in a well efficient manner respectively. The simulation results as well as the test results are seen to be satisfactory.
Other Latest Articles
- MINING STUDENTS DATA TO PREDICT STUDENTS PERFORMANCE IN UNIVERSITY EXAM
- KNOWLEDGE, ATTITUDE AND PRACTICE REGARDING BLOOD DONATION AMONG HEALTH PERSONNEL IN SELECTED BLOOD TRANSFUSION SERVICES
- SIX SIGMA APPLICATION ON CALL OPERATION PROCESS: A STUDY OF THE ATTENDANT CONSOLE
- A STUDY ON INVENTORY MANAGEMENT WITH REFERENCE TO LEADING AUTOMOBILE INDUSTRY
- SOFTWARE AND HARDWARE DEFENSE METHODS AGAINST CACHE-BASED SIDE CHANNEL ATTACKS
Last modified: 2014-06-30 15:21:46