ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

DESIGN HIGH SPEED COMPLEX VEDIC MULTIPLIER USING BRENT KUNG ADDER TECHNIQUE

Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.8, No. 1)

Publication Date:

Authors : ;

Page : 148-155

Keywords : Vedic Multiplier; Complex Multiplier; Hybrid BK Adder; Xilinx Software;

Source : Downloadexternal Find it from : Google Scholarexternal

Abstract

The main objective of this research paper is to design architecture for complex Vedic multiplier by rectifying the problems in the existing method and to improve the speed by using the Brent Kung adder with the help of hybrid square technique. The Vedic multiplier algorithm is normally used for higher bit length applications and ordinary multiplier is good for lower order bits. These two methods are combined to produce the high speed multiplier for higher bit length applications. The problem of existing architecture is reduced by removing bits from the remainders. The proposed algorithm is implementation Xilinx software with Vertex-7 device family

Last modified: 2019-01-18 15:57:14