DESIGN HIGH SPEED COMPLEX VEDIC MULTIPLIER USING BRENT KUNG ADDER TECHNIQUE
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.8, No. 1)Publication Date: 2019-01-30
Authors : Suman Pandey Manish Gupta Anshuj Jain;
Page : 148-155
Keywords : Vedic Multiplier; Complex Multiplier; Hybrid BK Adder; Xilinx Software;
Abstract
The main objective of this research paper is to design architecture for complex Vedic multiplier by rectifying the problems in the existing method and to improve the speed by using the Brent Kung adder with the help of hybrid square technique. The Vedic multiplier algorithm is normally used for higher bit length applications and ordinary multiplier is good for lower order bits. These two methods are combined to produce the high speed multiplier for higher bit length applications. The problem of existing architecture is reduced by removing bits from the remainders. The proposed algorithm is implementation Xilinx software with Vertex-7 device family
Other Latest Articles
- THE PARTICIPATION OF THE COMMUNITY IN THE ECONOMIC DEVELOPMENT OF TOURISM BASED ON LOCAL INDEPENDENCE IN INDONESIA
- ON THE HEPTIC EQUATION WITH FIVE UNKNOWNS 4 4 3 2 5 x y y x w 14z T
- ON THE TRANSCENDENTAL EQUATION WITH THREE UNKNOWNS 2 2 2 2(x y) 3 xy (k 7s)z
- RESEARCH ON INTERNAL CONTROL COST AND BENEFIT OF POWER ENTERPRISES
- IMPROVING JATROPHA BIODIESEL YIELD THROUGH THE BOX-BEHNKEN PROCESS VARIABLES OPTIMIZATION METHOD
Last modified: 2019-01-18 15:57:14