Low Power Consumption and Reduced Delay Borrow Save Adder Using Dynamic Design Logic
Journal: International Journal of Application or Innovation in Engineering & Management (IJAIEM) (Vol.8, No. 1)Publication Date: 2019-02-14
Authors : K.Dinesh kumar Ramya jothikumar;
Page : 008-011
Keywords : ;
Abstract
ABSTRACT An increase in delay fluctuation and reduction in operating frequency occurs due to low power consumption in Borrow Save Adder (BSA). Therefore, such circuits are not upto expected benefits. A new modulo ex-or adder based on carry correction technique and parallel prefix algorithm is proposed. The n-modulo adder can be divided into four units such as the preprocessing unit, the prefix computation unit, the carry correction unit, and the sum computation unit. In carry correction technique, the output carry from adder computed by prefix computation unit and the final carries is obtained by altering the information carries twice. Also prefix computations is done parallel and carry correction technique is carried out. The proposed modulo adder has better area delay performance and achieves faster operating frequency and it is implemented using Xilinx ISE 9.1/14.2. Keywords-Borrow Save Adder (BSA), Carry correction technique, Parallel prefix algorithm.
Other Latest Articles
- Morphological Transformation Based Fractal Texture Segmentation of MR Brain Tumour Image Slices
- SYNTHESİS AND INVESTIGATION OF ZIRCONIUM COMPLEXES WITH "GRAFTED" IONIC-LIQUID ТYPЕ CONTAINING AMINO- AND IMINOHYDROCHLORIDE LIGANDS
- The Impact of Shariah Governance and Corporate Governance on the Risk Management Practices: Evidence from Local and Foreign Islamic Banks in Malaysia
- THE PHASE DIAGRAM OF THE SYSTEM Tl‒Te‒I IN THE COMPOSITIONAL RANGE OF TlI‒Tl2TeI6‒Te
- Respons Pemberian dan Penetapan Status Hara Si pada Tanaman Padi
Last modified: 2019-02-14 15:55:23