ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

STOCK MARKET PREDICTION USING MACHINE LEARNING TECHNIQUE

Journal: International Journal of Computer Science and Mobile Computing - IJCSMC (Vol.8, No. 2)

Publication Date:

Authors : ; ;

Page : 44-48

Keywords : Area-efficient; Low power; CSLA; Binary to excess one converter; Multiplexer;

Source : Downloadexternal Find it from : Google Scholarexternal

Abstract

This paper presents a modified design of Area-Efficient Low power Carry Select Adder (CSLA) Circuit. In digital adders, the speed of addition is limited by the time required to propagate a carry through the adder. The sum for each bit position in an elementary adder is generated sequentially only after the previous bit position, the speed of addition is limited by the time required to transmit a carry through the adder. Carry select adder processors and systems. Has been summed and a carry propagated into the next position. The major speed limitation in any adder is in the production of carries.

Last modified: 2019-02-27 22:04:53