Vertical Links Minimized 3D NoC Topology and Router-Arbiter Design
Journal: The International Arab Journal of Information Technology (Vol.15, No. 3)Publication Date: 2018-05-01
Authors : Nallasamy Viswanathan; Kuppusamy Paramasivam; Kanagasabapathi Somasundaram;
Page : 469-478
Keywords : Network topology; vertical links; network calculus; arbiter; latency; chip area.;
Abstract
Design of a topology and its router plays a vital role in a 3D Network-on-Chip (3D NoC) architecture. In this paper, we develop a partially vertically connected topology, so called 3D Recursive Network Topology (3D RNT) and using an analytical model, we study the performance of the 3D RNT. Delay per Buffer Size (DBS) and Chip Area per Buffer Size (CABS) are the parameters considered for the performance evaluation. Our experimental results show that the vertical links are cut down upto 75% in 3D RNT compared to that of 3D Fully connected Mesh Topology (3D FMT) at the cost of increasing DBS by 8%, besides 10% lesser CABS is observed in the 3D RNT. Further, a Programmable Prefix router-Arbiter (PPA) is designed for 3D NoC and its performance is analyzed. The results of the experimental analysis indicate that PPA has lesser
delay and area (gate count) compared to Round Robin Arbiter (RRA) with prefix network.
Other Latest Articles
- Hidden Markov Random Fields and Particle Swarm Combination for Brain Image Segmentation
- A Multimedia Web Service Matchmaker
- Hybrid Metaheuristic Algorithm for Real Time Task Assignment Problem in Heterogeneous Multiprocessors
- Performance Analysis of Security Requirements Engineering Framework by Measuring the Vulnerabilities
- Fracture of Bone-Like Microstructure under Three-Point Bending Test
Last modified: 2019-04-29 21:48:09