Multi-Step Verification Environment for a Chip Design using SoC platform
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.3, No. 2)Publication Date: 2014-02-28
Authors : Je Hoon Lee; Duk Gyu Lim;
Page : 727-731
Keywords : SoC (system on chip); verification; platform-based SoC.;
Abstract
This paper presented an efficient verification strategy for the platform based design. A goal of the verification task is to detect all design faults and provide with full verification coverage at the earlier design. The proposed verification strategy employed iterative verification stages. For a case study, this strategy was used in a verification of a modem chip design complying with IEEE 802.11a standard. It was successfully verified the entire design functionality and its interface with 100% coverage in shorter design cycles.
Other Latest Articles
- The Evaluation of a Performance Model for a MOST Network
- Critical Event Monitoring in WSNS using Level-By-Level Offset Based Wake up Pattern
- Design and Implementation of Locally Distributed Web Server Systems using Load Balancer
- Effect of Jute Fibres on Engineering characteristics of Black Cotton Soil
- Removal of Colour and COD from Reactive Green ? 19 Dyeing Wastewater using Ozone
Last modified: 2014-08-14 22:30:03