Power Efficient Design of BILBO using Various Sequential Elements for Low power VLSI Applications (Basic 5T-transistor and 5T- with MTCMOS)

This paper enumerates low power design of BILBO(Built-In- Logic-Block-Observer) using Basic 5T-TSPC clocked latch and 5T-TSPC(MTCMOS) clocked latch.The clocked latches are basic building block to design the BILBO.The clocked latches consumes more power in the total power consumption of the BILBO.The power efficient 5T-TSPC(MTCMOS) clocked latch is designed from the Basic 5T-TSPC clocked latch. The BILBO is designed by using both Basic 5T-TSPC clocked latch and 5T-TSPC(MTCMOS) clocked latch.The design of BILBO by using 5T-TSPC(MTCMOS) consumes less power.The performance of BILBO is analyzed in terms of NumberofTransistors(NT),NumberOfClockedTransistors(NC),Power(P),Area(A).