Design And Analysis of Logic Gates Using Static And Domino Logic Technique
Journal: International Journal of Scientific & Technology Research (Vol.1, No. 5)Publication Date: 2012-06-25
Authors : Permendra Kr. Verma; S. K. Singh; Amit Kumar; Sanjay Singh;
Page : 122-125
Keywords : Static CMOS; Dynamic CMOS; PMOS; NMOS; Power-Saving Clock; Power-Wasting Glitches; Precharge; Logic Gate.;
Abstract
This paper presents a new design of static and Domino logic using CMOS. Domino logic is a CMOS based evolution of the dynamic logic techniques based on either PMOS or NMOS transistors. It allows a rail-to-rail logic swing. It was developed to speed up circuits in Dynamic Logic. They have smaller areas than conventional CMOS logic as does all Dynamic Logic and parasitic capacitances are smaller so that higher operating speeds are possible. There are many solutions to the problem of how to cascade dynamic logic gates. One way is Domino Logic which inserts an ordinary static inverter between stages. While this might seem to defeat the point of dynamic logic since the inverter has a PFET one of the main goals of Dynamic Logic is to avoid PFETs where possible due to speed there are two reasons it works well.
Other Latest Articles
- Fingerprint Image Enhancement And Its Feature Extraction For Recognition
- Design And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique
- Analysis And Design of Rectangular Microstrip Patch Antenna On Different Resonant Frequencies For Pervasive Wireless Communication
- A Study of The Application of Digital Technologies In Teaching And Learning English Language And Literature
- Performance Analysis of Dg Mosfets With High-K Stack On Top 26 Bottom Gate
Last modified: 2013-04-13 21:36:12