Wirebond Looping Optimization on Critical StackedDies Semiconductor Device
Journal: International Journal of Scientific Engineering and Science (Vol.3, No. 10)Publication Date: 2019-15-11
Authors : Anthony R. Moreno Frederick Ray I. Gomez Edwin M. Graycochea Jr;
Page : 1-2
Keywords : Wirebond; stacked dies; semicondcuctor; substrate; wirebond loop.;
Abstract
Assembly manufacturing challenges are inevitable during package development of an advanced substrate-based semiconductor package represented in Fig. 1. One great challenge is the difficulty on wire looping during wirebond process on Die 1 or the bottommost die. A critical aspect to consider is the avoidance of the wire-to-die shorting between the wires and Die 1 especially during the die attach process of Die 2. Hence, looping characterization is critically needed to meet the requirements in wirebonding process
Other Latest Articles
- SOCIO-DEMOGRAPHIC FACTORS AFFECTING WOMENS ATTITUDES TOWARDS ASSISTED REPRODUCTIVE TECHNOLOGY IN SAUDI ARABIA
- LINGUISTIC PROBLEMS OF MODERN ENGLISH PAREMIOLOGY AND PECULIARITIES OF USING PROVERBS
- DISTAL FEMUR FRACTURES TREATED WITH RETROGRADE FEMORAL NAIL
- DRUG HYPERSENSITIVITY SYNDROME OR DRESS SYNDROME WITH ESCITALOPRAM: ABOUT A CASE
- VITAMIN D STATUS AND DIABETIC CONTROL: EGYPTIAN MULTICENTER STUDY
Last modified: 2020-03-18 15:32:40