High Speed and Energy Efficient ALU Design using Ancient Computational Technique
Journal: International Journal of Electrical, Electronics & Computer Science Engineering (Vol.6, No. 6)Publication Date: 2019-12-30
Authors : Garima;
Page : 05-10
Keywords : Vedic; Arithmetic Logic Unit (ALU); Area; Speed;
Abstract
An Arithmetic logic unit (ALU) is the heart of all digital microprocessors. All high performance systems such as FIR filters ,digital signal processors require a faster and energy efficient ALU to perform arithmetic operations with greater speed .Area and speed being the two conflicting constraints in VLSI design. This paper aims to find out the best trade off solution among both of them.While comparing the conventional ALU designs,Vedic ALU turns out to be the fastest amongst all.
Other Latest Articles
- FPGA Design Implementation of AES and RSA for Information Security
- Non Destructive Evaluation of Trace Elements in Quail (Coturnix Coturnix) Eggs using Color Image Analysis
- Using Grey Models for Forecasting Vietnam’s Carbon Dioxide Emissions in Renewable Energy Consumption and Economic Growth Trends
- Optimal DG Placement in Radial Distribution System with Various Load Clusters
- Detection and Classification of Lung Cancer Stages using Image Processing Techniques
Last modified: 2021-05-31 00:36:04