Design of high speed VLSI Architecture for FIR filter using FPPE
Journal: Engineering World (Vol.1, No. -)Publication Date: 2019-12-31
Authors : Tintu Mary John Shanty chacko;
Page : 51-57
Keywords : FIR filer; VLSI architecture; FPPE; Floating point;
Abstract
Numerous applications based on VLSI architecture suffer from large size components that lead to an error in the design of the filter during the stages of floating point arithmetic. Hence, it is necessary to change the architectural model that increases the design complexity and the time delay effect. The other difficulties in VLSI architecture include competing requirements, application area specialization and knowledge, changing and evolving terms. The issue encountered in the VLSI architecture is the increased number of components in the FIR filter design. For the VLSI architecture reconfigured with reduced register
usage, this work provides the Floating Point Processing Element (FPPE) implementation. The FIR filter system retrieves a larger amount of delay components in the circuit that induces the complexity and high delay rate in the logical operation. To obtain the logical operation result with comparatively reduced delay rate, an efficient architecture based on FPPE method is developed.
Other Latest Articles
- Computer Simulation of the Influence of Wind Power Plants on The Compartments of The Complex Landscape System by The Method of Life Cycle Assessment
- A Review on Charging Strategies of Plug-in Electric Vehicles
- Robust Fuzzy Controller Design with Decay Rate for Nonlinear Perturbed Singular Systems
- Kinetic equation for electrons in polycrystalline metal
- ADDRESSING ADOLESCENCE: A CRITICAL ANALYSIS OF LIFE STYLE PROGRAMME IN SCHOOLS IN WEST BENGAL, INDIA
Last modified: 2020-08-04 22:36:29