Design and Verification of VLSI Based AES Crypto Core Processor Using Verilog HDL
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.2, No. 5)Publication Date: 2013-05-30
Authors : Dr.K.Padama Priya; N. Deepthi Priya;
Page : 1177-1181
Keywords : increasing demand of security measures;
Abstract
Advanced Encryption Standard (AES), has received significant interest over the past decade due to its performance and security level. In most of the previous works subbytes and inverse subbytes are implemented in Separate Modules using lookup table method. In this paper we used combinational logic which helps for making inner round pipelining in an efficient manner. Furthermore, composite field arithmetic helped in obtaining lesser area. Using proposed architecture, a fully sub pipelined encryptor/ decryptor with 3 substage pipelining in each round can achieve a throughput of 25.89Gbps on Xilinx xc5vlx110t-1 device which is faster. This AES design was implemented using Verilog HDL and synthesized with Xilinx ISE using Spartran3 Xilinx Family , Simulation and Verification was done using Mentor-Graphics ModelSim-6.5e and achieved the maximum through put..
Other Latest Articles
- Removal of Organic Acids from Effluent via Freeze Crystallization
- An Improved NEH Algorithm Applied to Permutation Flow Shop Scheduling
- Performance Comparison of ADSDV and DSDV in MANET
- An Intersection Based Routing Protocol for Vehicular Ad Hoc Networks
- An Intersection Based Routing Protocol for Vehicular Ad Hoc Networks
Last modified: 2014-10-18 18:24:21