A Study Of Alternative Topologies For Network

With increase in complexity of system on chip and many components are incorporated in it, the conventional interconnection is unable to fulfill the demands. The massive load on the network reduces the efficiency and effectiveness. Selection of better topolo increases the throughput of the network. In this paper we have proposed the new approach i.e. Network on Chip that overcomes the above problem by providing the better solution