DESIGN AND DEVELOPMENT OF 4-BYTE SRAM ARCHITECTURE
Journal: International Journal of Electrical Engineering and Technology (IJEET) (Vol.11, No. 5)Publication Date: 2020-07-31
Authors : Datti Atchutarao V. Kannan;
Page : 31-42
Keywords : SRAM; Decoder; Pre-charge circuit; Sense amplifier; Write driver circuit; Tanner EDA; VLSI.;
Abstract
In VLSI, there is integration of hundreds and thousands of transistors to form a chip (or) microchip. SRAM is utilized for computer cache memory and a chunk of random access memory digital to analog converter on a video card. SRAM keeps data constant, without the need of memory module to be refreshed periodically. SRAM takes main role in very large scale integrated circuit (VLSI) due to its storage capacity and small access time. In this work the simulation study of different SRAM cells 4+2T SRAM, 4TSRAM, 5T SRAM and 6T SRAM are done. Also a 4byte SRAM architecture with row decoder, column decoder, SRAM cell, pre-charge circuit, sense amplifier and write driver circuit are simulated using EDA tool in 45nm technology. The average power delay and area various SRAMs are calculated and compared. SRAM5T is showing better results for Average power consumption and delay while SRAM4T is better in terms area.
Other Latest Articles
- IMPLEMENTATION OF INTELLIGENT TRAFFIC MANAGEMENT SYSTEM USING IOT
- FPGA BASED CLOCK FREQUENCY SENSOR AND RANGE ESTIMATING SYSTEM FOR TESTING MEMORIES AND PROCESSORS
- LOAD FREQUENCY CONTROL OF AN INTERCONNECTED RENEWABLE SYSTEM USING PID COMBINED ANFIS CONTROLLER
- MOVIE SUCCESS PREDICTION USING RECOMMENDATION TECHNIQUES
- EARLY MAINTENANCE AND DIAGNOSIS OF CONNECTED MACHINES USING MACHINE LEARNING
Last modified: 2021-03-04 16:26:07