A Lossless Implementation of Fault Detection Design for High Speed Memory Applications
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.3, No. 11)Publication Date: 2014-11-30
Authors : M.Lakshmi Sarada; K.Jhansi Rani;
Page : 33-36
Keywords : :Single event upsets(SEUs); Memory; eError correction codes(ECC); Majority logic detector/decoder.;
Abstract
The technology advancement scaling to Reliability,Availability and Serviceability are the three important parameters to be satisfied by any application. With further reduction in transistor size that leads to smaller dimensions, higher integration densities, and lower operating voltages, the reliability of memories is put into jeopardy. Single event upsets (SEUs) altering digital circuits are becoming a bigger concern for memory applications,and also to prevent errors from causing data corruption, memories are typically protected with error correction codes(ECC). An advanced error correction codes are used when an additional protection is needed. The majority logic decoder /detector codes are used for memory application because of correcting large number of errors, less decoding time, area consumption. The proposed fault-detection method significantly reduces memory access time when there is no error in the data read. The technique uses the majority logic decoder itself to detect failures, which makes the area overhead minimal and keeps the extra power consumption low. This technique will tend to correct burst errors of any length
Other Latest Articles
- Exhaust Gas Heat Recovery for C.I Engine-A Review
- Study of Mechanical and Chemical Properties of Biodegradable Fibers before and After Alkali Treatment
- Development and Properties of Hybrid Composites
- Model Analysis of Centre Circular Cutout of Laminated Composite Plate and Square Skew Plate by using FEM
- Quantifying Erosion Risk for Little Washita River Watershed Using GIS Technique Integrated with USLE Model
Last modified: 2014-11-18 21:53:17