Low Power and Area Efficient Carry Select Adder Using D-Flip Flop
Journal: International Journal of Science and Research (IJSR) (Vol.8, No. 11)Publication Date: 2019-11-05
Authors : S. Muminthaj; S. Kayalvizhi; K. Sangeetha;
Page : 964-967
Keywords : CSLA Adder; RCA; BEC-1; D-FF; Multiplexer;
Abstract
Area, Power Consumption and Delay are the constituent factors in VLSI design that limits the performance of any circuit. This work presents a simple approach to reduce the area, power consumption and delay of CSLA architecture. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. Carry Select Adder is efficient for low power application, produces the partial sum and carry by independently generating multiple carries. The proposed design has reduced area, low power consumption when compared to other adders in VLSI. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA.
Other Latest Articles
- Assessment of Balance in Children with Acute Lymphoblastic Leukemia
- Functional Status and Fall Risk Assessment among Older Adults Residing at Geriatric Homes, Devghat
- Writing Style for Research Publication
- A Review of Common Behaviour Problems and Procrastination of Academic Performances Secondary to Smartphone Dependence and its Addiction among Medical Students
- Effect of High Concentration of Fe and Mn as Foliar Application on Growth and Yield of Sesame Grown in Calcareous Soil
Last modified: 2021-06-28 18:31:37