A Low Power CMOS 8T SRAM Cell for High Speed VLSI Design Using Transmission Gate Mode
Journal: International Journal of Science and Research (IJSR) (Vol.7, No. 6)Publication Date: 2018-06-05
Authors : Urvashi Chaudhary; Rajendra Bahadur Singh;
Page : 1156-1159
Keywords : conventional 6T SRAM Cell; Transmission Gate TG; Delay; Power; PDP; VLSI circuit; integrated circuit IC;
Abstract
In power consumption, reduction makes a device more reliable. In recent years, the demand of low power devices has been increased and due to scaling of CMOS technology. Due to the scaling, the important advantage is the size of the chip decreases and the no. of transistors increases in a system of chip (SOC). Power consumption is the most attentive parameter to design low power devices because it plays an important role in increasing the total power consumption of the devices. VLSI technology has created throughout the years thereby upgrading the performance of chips in terms of three fundamental constraints namely. Delay, area and power. A low power design has now become a most important issue in VLSI design, basically for high speed and high performance systems. At the technology level, technology optimization is the final tool that a designer can use to produce low power and a high-performance of SRAMs. In this paper, the 8T SRAM Cell has been design and implemented on 90nm and 45nm technology by using CADENCE VIRTUOSO. For simulation we are using 1V power supply and at different frequency (500MHz, 1GHz and 2GHz).
Other Latest Articles
- Cost-Effective Resource Allocation of Overlay Routing Relay Nodes
- Treatment of Diabetic Foot Ulcer by a Unani Formulation
- A Study to Assess the Effectiveness of STP Regarding Protocol on Standard Precautions for the Prevention of Infection in Terms of Knowledge and Practice among Staff Nurses, Karad
- Improving Institutional Effectiveness - A Big Data Approach
- Hybrid Approach based Image Fusion Method for Image Enhancement
Last modified: 2021-06-28 19:15:41