ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder
Journal: International Journal of Science and Research (IJSR) (Vol.6, No. 6)Publication Date: 2017-06-05
Authors : Raj Kishore Kumar; Vikram Kumar;
Page : 2826-2832
Keywords : RNS; Parallel Prefix Adder; GCS; ASIC;
Abstract
Modulo 2n+1 adder is one of the most common adder which have frequent use in RNS operations that has significant critical path, and often encountered in applications like pseudo-random number generation and cryptography as well. In this paper we have presented various types of diminished-one modulo 2n+1 adder using globular carry selection (GCS) and several parallel prefix adders. The adder has been simulated using verilog HDL codes and mapped this design to the TSMC (90 nm) and calculated the area, power dissipation and time for n= 8, 16, 32& 64 and shown in the graph that which adder will have better power efficiency and time delay. Area occupied by several bits is presented in the table.
Other Latest Articles
- Ion Channels
- On The Identification of the Simple Bilinear White Noise Process
- In-Vitro Assessment of Anticancer Potential of Lapatinab and Bee Venom against Breast (MCF-7) and Prostate (PC-3) Cancer Cell Lines: In-Vitro Study
- Hormonal and Physiological Salivary Changes in Sample of Children with Autism Spectrum Disorder
- A Survey on Efficient Energy Routing Protocols for AODV in MANET
Last modified: 2021-06-30 19:12:46