Low Power-Delay Design of 4-Bit ALU Using GDI Technique and Its Comparison
Journal: International Journal of Science and Research (IJSR) (Vol.6, No. 7)Publication Date: 2017-07-05
Authors : Sukesh B Pednekar; Sheela Kore;
Page : 1831-1837
Keywords : Arithmetic Logic Unit; Full Adder; Gate Diffusion Input GDI; CMOS logic; Power; Delay;
Abstract
This paper propose the new technology called Gate Diffusion Input [GDI] method for low power-high speed implementation of 4-bit ALU. The ALU is the most important block (brain) of central processing unit and is essential in the applications such as DSP, microprocessors and embedded systems. In this implementation the ALU block needs full adder, 2-bit multiplexer, 4-bit multiplexer and some basic gates, which are implemented to perform Logic Operations, Arithmetic Operations, Increment And Decrement. The sub-components of the ALU block are designed using GDI cell in order to reduce total power of the circuitry. The simulation is done using 180nm technology on cadence virtuoso platform.
Other Latest Articles
- Optimization of Extrusion and Sphenronization Parameters for Tolterodine Tartrate Pellets by Design of Experiment (DoE)
- Determination of the Time-Dependent Strength of Soil Stabilization with Rubber Particles
- The Role of Economic Agent and Traditional Institution on the Sustainability of Sasi Culture in Maluku, Indonesia
- Law Awareness and Compliance toward Traffic Violations in Makassar City, Indonesia
- Knowledge of Vegetables Farmers in the Use of Pesticides
Last modified: 2021-06-30 19:29:57