A Novel Pass Transistor Logic Based Pulse Triggered Flip-flop with Conditional Enhancement
Journal: International Journal of Science and Research (IJSR) (Vol.2, No. 4)Publication Date: 2013-04-05
Authors : Shakthipriya.R; Kirthika.N;
Page : 183-187
Keywords : Flip-flop; low power; pulse-triggered;
Abstract
For the past several years, much progress has been made in Low power VLSI Design. In this paper; we propose a novel low-power pulse-triggered flip-flop (FF) design with conditional pulse enhancement scheme. Pass transistor logic based AND gate is used for pulse generation which reduces circuit complexity and enhances faster discharge. The transistor sizes of the delay inverter and pulse-generation circuit are reduced for power saving. Simulation is performed for various pulse-triggered flip-flops to demonstrate the effectiveness of our proposed design using ami.05nm technology in Mentor graphics.
Other Latest Articles
- Enriched Encephalon Tumor Segmentation using Tessellation Automata with High Performed Levelset using Radiosurgery Applications
- A Survey on Performance Analysis of DES; AES and RSA Algorithm along with LSB Substitution Technique
- A Survey on different DNA Cryptographic Methods
- Effects of Hilly Terrain on UHF Band Radio Frequency Propagation
- Experimental Study of the Inhibition Efficiency of 3; 5 Substituted Piperidin-4-ones
Last modified: 2021-06-30 20:15:34