A Survey of HDLC Controllers
Journal: International Journal of Science and Research (IJSR) (Vol.2, No. 4)Publication Date: 2013-04-05
Authors : S. D. Samudra; S. P. Gaikwad;
Page : 218-220
Keywords : HDLC controller; FPGA; CRC; customization;
Abstract
HDLC is an efficient protocol defined in the layer 2 of OSI model. HDLC is a group of protocols for transmitting synchronous data over a point-to-point link. Many chips have been designed for HDLC controllers. Not all the features of the controller are always needed. Due to the advantages of FPGA, controller chips are being designed according to the needs of system. This paper discusses the design and implementation of some such HDLC controllers.
Other Latest Articles
- Bioaccumulation and Biochemical Response of Liza parsia to Copper
- Developing Secure Social Healthcare System over the Cloud
- Intelligent Crop Management System for Greenhouse Environment
- Detection&Selection of Skin and Skin like Background under Complex Background
- An Existential Review of Word Sense Disambiguation Approaches
Last modified: 2021-06-30 20:15:34