Low Power Area Efficient Parallel Counter Architecture
Journal: International Journal of Science and Research (IJSR) (Vol.2, No. 8)Publication Date: 2013-08-05
Authors : Lekshmi Aravind;
Page : 90-94
Keywords : parallel counter design; high speed; state anticipation module;
Abstract
Counters are specialized registers and is considered as essential building blocks for a variety of circuit operations such as programmable frequency dividers, shifters, code generators, memory select management, and various arithmetic operations. Since many applications are comprised of these fundamental operations, much research focuses on efficient counter architecture design. This paper proposes an 8-bit high speed parallel counter architecture. The counter consists of two main sections- the counting section and the state Anticipation Module. The total equivalent gate count for our proposed counter is 164 whereas the existing counter architecture consumes 266. The delay of the proposed counter architecture is 3.968ns and that of existing counter is 4.952ns. The Power consumption is 28.80mW for our proposed counter and 29.24mW for the existing one.
Other Latest Articles
- Effects of Anthropogenic Activities on Distribution and Abundance of the Epiphytic Orchid, Polystachya fusiformis (Thou.) Lindl. in the Manga Range Ecosystem, Kisii, Kenya
- Characterization of Mnless thansupgreater than2+less than/supgreater than ion Doped KCdBSi (Kless thansubgreater than2less than/subgreater thanO - CdO - Bless thansubgreater than2less than/subgreater thanOless thansubgreater than3less than/subgreater than
- Effective VM Scheduling Strategy for Heterogeneous Cloud Environment
- Cloud Computing and Its Types in Mobile Network
- Isolated Kannada Character Recognition using Chain Code Features
Last modified: 2021-06-30 20:21:07