Implementation of Fast Pipelined AES Algorithm on Xilinx FPGA
Journal: International Journal of Science and Research (IJSR) (Vol.2, No. 8)Publication Date: 2013-08-05
Authors : Chityala Prathyusha; P. Sharmila Rani;
Page : 377-381
Keywords : Cryptography; AES; DES; FPGA; efficient encryption/decryption implementation; pipeline;
Abstract
The Advanced Encryption Standard (AES) is a specification for the encryption of electronic data also called Rijndael. The algorithm described by AES is a symmetric-key algorithm, meaning the same key is used for both encrypting and decrypting the data. Hardware-based cryptography is used for authentication of users and of software updates and installations. Software implementations can generally not be used for this, as the cryptographic keys are stored in the PC memory during execution, and are vulnerable to malicious codes. Hardware-based encryption products can also vary in the level of protection they provide against brute force rewind attacks, Offline parallel attacks, or other cryptanalysis attacks. The algorithm was implemented in FPGA due to its flexibility and reconfiguration capability. A reconfigurable device is very convenient for a cryptography algorithm since it allows cheap and quick alterations. The implementation of pipelined cryptography hardware was used to improve performance in order to achieve higher throughput and greater parallelism. The AES hardware was implemented in three modules contains of the encryption, the decryption and the key expansion module.
Other Latest Articles
- Modeling Local Broker Policy Based on Workload Profile in Network Cloud
- Clutter Reduction in Multi-Dimensional Visualization by Using Dimension Reduction
- Classification of Wheat Grains Using Machine Algorithms
- Aspect Level Information Retrieval System for Micro Blogging Site
- Design of Bagasse Dryer to Recover Energy of Water Tube Boiler in a Sugar Factory
Last modified: 2021-06-30 20:21:07