Area and Delay Analysis of Modulo 2n plusmn 1 Adder Subtractor Using Prefix Adder on Weighted One and Diminished-1
Journal: International Journal of Science and Research (IJSR) (Vol.3, No. 7)Publication Date: 2014-07-05
Authors : Kishore Kunal; Ghanshyam Jangid;
Page : 925-929
Keywords : Residue number system; Parallel Algorithm; Modular arithmetic; Weighted one; diminished-1;
Abstract
Arithmetic architectures for modulo 2n+1 and 2n-1 adders and Subtractor are introduced in this paper. The first one is built around a sparse carry computation unit that computes only some of the carries of the modulo 2n + 1 and 2n-1 addition. Second is Apart from addition a 2s compliment methodology has been introduced fro subtraction concept. The results are focusing on area and timing delay. These results is also being comparing in diminished-1 and weighted one for the individually adder and Sub-tractor and, while maintaining a high operation speed.
Other Latest Articles
- Role of Strategic Planning Practices on the Performance of Public Institutions in Kenya
- Seasonal Fluctuation of Zooplankton Biodiversity in Panvel Lakes (Vishrale, Krishnale and Dewale Lake) at Dist. - Raigad (Maharashtra) India
- The Dynamics of Behavioral Finance: A Plus for Professional Investment Practitioners'
- Characteristics of Effective Instructors from the Students' Perspective in Swiss Higher Education
- Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure
Last modified: 2021-06-30 21:02:23