Power Reduction Approach in Combinational Circuit (Half and Full Subtractor)

The increasing market of mobile devices and battery operated portable electronic systems has led to the demands for chips that consume smallest possible amount of power and equally having high chip density and high throughput during recent years. The purpose of this design is to develop a subtractor circuit that meets the requirement for minimum power dissipation as well as not growing too much in size but if possible than minimize the size too. These goals are achieved using and comparing different techniques including alternate design for AND function. The other two techniques are Drain Gating and LECTOR.