High Speed Advanced Encryption Standard Using Pipelining
Journal: International Journal of Science and Research (IJSR) (Vol.3, No. 11)Publication Date: 2014-11-05
Authors : Mradul Upadhyay; Utsav Malviya;
Page : 779-782
Keywords : Advanced Encryption Standard AES; Register Transfer Logic RTL; Very High Speed Integrated Circuit Hardware Description Language VHDL; Galois field GF; Byte Substitution Sub Byte;
Abstract
In this paper we have proposed high throughput by swapping the AES algorithm internal stages in this proposed work shift row is operated before sub bytes (substitution bytes). In this proposed operation the AES encryption operation will not effect, with this process is streamlines the processes a 4 block of data rather then 16 block. The advantage of this is we can save area. This process repeats for 10 cycles and with the help of this we can encrypt 128 bits data with higher throughput. We have evaluated this performance of higher throughput and hardware area in Xilinxs 12.2 vertex 4 XC4VFX140-11FF1517.
Other Latest Articles
- Magnetic Properties of Nanoparticle CuxCo1-xFe2-2yAl2yO4 Ferrite System
- ECO Tourism in Sunderbans...A Life Line For Local People and the Ecology
- A Review of Protect the Integrity of Outsourced Data Using Third Party Auditing for Secure Cloud Storage
- Continuous Improvement Application in an Excavator Assembly Line
- A Survey of Friendbook Recommendation Services
Last modified: 2021-06-30 21:12:54