Share Your Research, Maximize Your Social Impacts
High Speed Vedic Multiplier for 16 Bits Numbers
Journal: International Journal of Science and Research (IJSR) (Vol.3, No. 11)Publication Date: 2014-11-05
Authors : M. Narasimharao; R. V. Shashanka;
Page : 1672-1676
Keywords : Compressor; array; Booths multiplier; Urdhwa Tiryakbhyam Sutra; Vedic Mathematics;
Source : Download
Find it from : Google Scholar
Abstract
- Speed and occupational area are key in RISCs (Reduced Instruction Set Computers), DSPs (Digital Signal Processors). Knowing that most of the operations involved in processing signal are multiplications since fundamental process in communication modula
Other Latest Articles
- Milling Fixture for Arcing Contact
- Prevalence and Clinical Manifestation of Mesiodens
- Fourier Transform Infrared Mapping of Peels of Citrus sinensis var mosambi after Physiochemical Pretreatment and its SSF for Ethanol Production by Saccharomyces cerevisiae MTCC 3821- An Economic&Ecological Venture
- Sharpness Enhancement and Denoising of Image Using L1-Norm Minimization Technique in Adaptive Bilateral Filter
- Ergonomic Evaluation of Paddy Harvester and Thresher with Farm Women
Last modified: 2021-06-30 21:12:54