A CMOS Current-Mode Full-Adder Cell for Multi Valued Logic VLSI
Journal: International Journal of Science and Research (IJSR) (Vol.3, No. 12)Publication Date: 2014-12-05
Authors : Ravi Ranjan Kumar; Priyanka Gautam;
Page : 426-431
Keywords : CMOS; CAD; SPICE; HAMLET;
Abstract
The thesis describes the design and implementation of a carry save adder cell for multivalued logic VLSI. A four-valued system was chosen and the logic was analyzed and minimized using the C HAMLET CAD tool [I]. SPICE was used to design and simulate the required behaviour of the current-mode CMOS circuits. A VLSI test and evaluation integrated circuit was implemented with MAGIC and fabricated through the MOSIS service. The completed IC was tested and evaluated using a specially designed binary-to multi- valued logic converter and decoder. Engineering modifications to the original current-mode inverter cells used by HAMLET were made leading to significant power savings in a complete design. The fabricated device performed as predicted by SPICE simulation. Exhaustive functional testing produced correct steady-state output signals for all cases of input loadings. Finally, we show HAMLET minimization heuristics are not efficient in the design of adder cells by comparison with an alternative modulo 4 carry save adder cell in current-mode CMOS.
Other Latest Articles
- An Empirical Study: Emotional Influence of Indian Classical Raagas on Face
- Health Problems Encountered by Mothers of Under-2 Children in the Coastal Area of Kochi, Kerala
- Performance Analysis of Space Time Block Coding for Wireless System using SFT
- Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
- Gonarthrosis Treatment by Laser Therapy
Last modified: 2021-06-30 21:15:01