Design of High Speed VLSI Architecturefor 1-D Discrete Wavelet Transform
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 1)Publication Date: 2015-01-05
Authors : Rashmi Patil; M. T. Kolte;
Page : 42-51
Keywords : DWT; FRA; hardware efficiency; six tap Fir Filter; Systolic Array;
Abstract
The work presents an implementation of discrete wavelet transform (DWT) using systolic array architecture in VLSI. The architecture consists of filter unit, storage unit and control unit. This performs calculations of low pass and high pass coefficients by using only one multiplier. This architecture has been implemented and simulated using VLSI. The hardware utilization efficiency is more as compared to the referred due to the FBRA scheme. The systolic nature of this architecture corresponds to a clock speed of 19.27MHz for Coiflets1 wavelet as compared to other two wavelets. It has advantage for optimizing area and time. The architecture is modular and cascadable for one or multi-dimensional DWT.
Other Latest Articles
- Capital Budgeting Procedures and Practices of Unsung Entrepreneur in Delhi
- Double Circuit Transmission Line Fault Distance Location Using Wavelet Transform and WMM Technique
- Online Case Study On Phase Frequency Detector
- Testing of the Antimicrobial Efficiency of Helbo Laser and NaOCl againts Candida Albicans
- A Survey Paper on Twitter Opinion Mining
Last modified: 2021-06-30 21:20:16