Design of I2C Single Master Using Verilog
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 1)Publication Date: 2015-01-05
Authors : Shivani Mehrotra; Nisha Charaya;
Page : 1897-1900
Keywords : Verilog; ModelSIM; I2C bus; Master; Slave; SDA; SCL;
Abstract
This paper focuses on the design of I2C single master which consists of a bidirectional data line i. e. serial data line (sda) and serial clock line (scl). This protocol can support multiple masters. I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices and is used for faster devices to communicate with slower devices and each other without data loss. It requires only two lines for communication with two or more chips and can control a network of device chips with just two general purpose I/O pins whereas, other bus protocols require more pins and signals to connect devices. The complete module is designed in Verilog and simulated in ModelSIM.
Other Latest Articles
- M_Commerce Means Mobile Computing
- Phytochemical and Pharmacological Activities of Andrographis Paniculata Nees. : A Review
- Caregiver Infant Interaction: Behaviour Analysis of Play Setting Through Observer Behaviour Software (OBS)
- A Case Study of the Community Health Center in Pfutsero Town, the Highest Altitudinal Town in Nagaland, India
- Evaluation of Diagnostic Radiology Department in Term of Quality Control (QC) of X-Ray Units at Khartoum State Hospitals
Last modified: 2021-06-30 21:20:16