An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 1)Publication Date: 2015-01-05
Authors : Bhima Venkata Sujatha; V. T. Venkateswarlu;
Page : 2723-2728
Keywords : Johnson counter; DDFF-ELM; DSCH; Microwind; clock gating;
Abstract
In this paper, a new method for minimizing power dissipation in 4-bit Johnson up-down counter is proposed. In this design, we have used a dual dynamic pulsed flip-flop (DDFF) [1], which supports embedding a logic module (DDFF-ELM) and a power saving technique, namely, clock gating [2] is used. We have used DDFF because it is power efficient compared to other flip-flops in the literature. We have used digital schematic editor (DSCH) for designing, simulation and layout generation is done using Microwind. From the simulation results, it is observed that power dissipation is reduced by 33.9 %.
Other Latest Articles
- Management of the Small/Mid dilated Pupil during Small Incision Cataract Surgery-Still a Challenge!?
- Power Electronics Application of Kalman Filter
- Problems Pertaining Migration of Female Tribal Population: A Demographic Perspective on Their Migratory Patterns and Struggle
- A Novel Control of Harmonic Filters to Improve the Power System Network
- Introduction to Multiple Beams Adaptive Linear Array Using Genetic Algorithm
Last modified: 2021-06-30 21:20:16