Power Reduction in Sub-Threshold Dual Mode Logic Circuits
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 3)Publication Date: 2015-03-05
Authors : Celine Elsa Jose; B Kousalya;
Page : 572-575
Keywords : Complementary MOS; Dual Mode Logic DML; static power; dynamic power;
Abstract
Power dissipation has always been a major concern in integrated circuit design. Even during static state, there is a small amount of leakage power. In this project we have implemented the Sub threshold Dual mode logic in CMOS basic gates and 2- bit Full Adder. This logic can bring down the total power. Hence a comparative analysis of power consumption is performed between conventional and Sub threshold dual modes. The logic has two modes of operation namely Static and Dynamic. In Static mode, there is a considerable decrease in the power consumed along with a moderate performance. Dynamic mode renders high performance compromising on an increase in power consumption. The power is evaluated using Tanner Simulation tool under 180nm technology.
Other Latest Articles
- Effect of Salt Stress on Physiological and Biochemical Characteristics in Solanum nigrum L.
- Proximate Analyses of Different Samples of Egg Shells Obtained from Sokoto Market in Nigeria
- Communication Yesterday, Today and Tomorrow
- An Efficient Failover Enabling Mechanism in OpenStack
- Food Security in India: Is Aquaculture a Solution in the Offing?
Last modified: 2021-06-30 21:34:49